

Application Note: SY8121

General Description

SY8121 develops high efficiency synchronous stepdown DC-DC converter capable of delivering 2A load current. SY8121 operates over a wide input voltage range from 4.5V to 18V and integrates main switch and synchronous switch with very low $R_{DS(ON)}$ to minimize the conduction loss.

SY8121 adopts the instant PWM architecture to achieve fast transient responses for high step down applications and high efficiency at light loads. In addition, it operates at pseudo-constant frequency of 1 MHz under heavy load conditions to minimize the size of inductor and capacitor.

Ordering Information

SY8121 [[

└─ Temperature Code	
Package Code	
Optional Spec Code	

Ordering Number	Package type	Note
SY8121ABC	SOT23-6	
SY8121DEC	DFN2x2-6	

Typical Applications




Figure 1. Schematic Diagram

Features

- Low $R_{DS(ON)}$ for internal switches (top/bottom):140/130 m Ω
- 4.5-18V input voltage range
- 2A load current capability
- Instant PWM architecture to achieve fast transient responses
- Internal softstart limits the inrush current
- 2% 0.6V reference
- RoHS Compliant and Halogen Free
- Compact package: SOT23-6/ DFN2x2-6

Applications


- Set Top Box
- Portable TV
- Access Point Router
- DSL Modem
- LCD TV



Figure 2. Efficiency Figure



Pinout (top view)



Pin Name	SOT23-6	DFN2x2-6	Pin Description
BS	1	6	Boot-Strap Pin. Supply high side gate driver. Decouple this pin to LX pin with 0.1uF ceramic cap.
GND	2	5	Ground pin
FB	3	4	Output Feedback Pin. Connect this pin to the center point of the output resistor divider (as shown in Figure 1) to program the output voltage: $V_{OUT}=0.6*(1+R1/R2)$
EN	4	3	Enable control. Pull high to turn on. Do not float.
IN	5	2	Input pin. Decouple this pin to GND pin with at least 1uF ceramic cap
LX	6	1	Inductor pin. Connect this pin to the switching node of inductor

Absolute Maximum Ratings (Note 1)

Supply Input Voltage	21V
LX, EN Voltage	$V_{IN} + 0.3V$
FB, BS-LX Voltage	4V
Power Dissipation, PD @ TA = 25°C SOT23-6,	1W
Package Thermal Resistance (Note 2)	
θ ја	100°C/W
θ JC	25°C/W
Junction Temperature Range	150°C
Lead Temperature (Soldering, 10 sec.)	260°C
Storage Temperature Range	

Recommended Operating Conditions (Note 3)

Supply Input Voltage	4.5V to 18V
Junction Temperature Range	
Ambient Temperature Range	40°C to 85°C



Electrical Characteristics

 $(V_{IN} = 12V, V_{OUT} = 1.2V, L = 2.2uH, C_{OUT} = 10uF, T_A = 25^{\circ}C, I_{OUT} = 1A \text{ unless otherwise specified})$

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Input Voltage Range	V _{IN}		4.5		18	V
Quiescent Current	IQ	$I_{OUT=0}, V_{FB}=V_{REF} \times 105\%$		400		μA
Shutdown Current	I _{SHDN}	EN=0		5	10	μA
Feedback Reference	V _{REF}		0.588	0.6	0.612	V
Voltage	V REF					
FB Input Current	I _{FB}	$V_{FB} = V_{IN}$	-50		50	nA
Top FET RON	R _{DS(ON)1}			0.14		Ω
Bottom FET RON	R _{DS(ON)2}			0.13		Ω
Bottom FET Valley	I _{LIM}		2	3.1	3.45	А
Current Limit			2	5.1	5.45	A
EN Rising Threshold	V _{ENH}		1.5			V
EN Falling Threshold	V _{ENL}				0.4	V
Input UVLO Threshold	V _{UVLO}				4.5	V
On Time	T _{ON}	$V_{IN} = 12V, V_{OUT} = 1.2V, I_{OUT} = 1A$		100		ns
Min ON Time				50		ns
Min Off Time				100		ns
Maximum Duty Cycle	D _{MAX}			90		%
Thermal Shutdown		Shutdown Temperature(Note4)		150		°C
Threshold	T _{SDN}	Hysteresis(Note4)		15		

Note 1: Stresses beyond "Absolute Maximum Ratings" may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Note 2: θ JA is measured in the natural convection at $T_A = 25^{\circ}C$ on a high effective thermal conductivity four-layer test board per JEDEC 51-7. Pin 2 of SOT-23-6 packages is the case position for θ JC measurement.


Note 3: The device is not guaranteed to function outside its operating conditions.

Note4: Specified by design (not production tested)




Efficiency vs. Load Current


96



Typical Performance Characteristics









Time (1µs/div)







Time (200µs/div)



Time (2ms/div)



Time (200µs/div)





Operation

SY8121 is a synchronous buck regulator IC that integrates the PWM control, top and bottom switches on the same die to minimize the switching transition loss and conduction loss. With ultra low $R_{DS(ON)}$ power switches and proprietary PWM control, this regulator IC can achieve the highest efficiency and the highest switch frequency simultaneously to minimize the external inductor and capacitor size, and thus achieving the minimum solution footprint.


SY8121 provides protection functions such as cycle by cycle current limiting and thermal shutdown protection. SY8121 will sense the output voltage conditions for the fault protection.

Applications Information

Because of the high integration in the SY8121 IC, the application circuit based on this regulator IC is rather simple. Only input capacitor $C_{\rm IN}$, output capacitor $C_{\rm OUT}$, output inductor L and feedback resistors (R_1 and R_2) need to be selected for the targeted applications specifications.

Feedback resistor dividers R1 and R2:

Choose R_1 and R_2 to program the proper output voltage. To minimize the power consumption under light loads, it is desirable to choose large resistance values for both R_1 and R_2 . A value of between $10k\Omega$ and $1M\Omega$ is highly recommended for both resistors. If Vout is 3.3V, R_1 =100k is chosen, then using following equation, R_2 can be calculated to be 22.1k:



Input capacitor CIN:

The ripple current through input capacitor is calculated as:

$$\mathbf{I}_{_{\mathrm{CIN}_{-}\mathrm{RMS}}} = \mathbf{I}_{_{\mathrm{OUT}}} \cdot \sqrt{\mathbf{D}(1-\mathbf{D})} \cdot$$

To minimize the potential noise problem, place a typical X5R or better grade ceramic capacitor really close to the IN and GND pins. Care should be taken to minimize the loop area formed by C_{IN} , and IN/GND pins. In this case, a 4.7uF low ESR ceramic capacitor is recommended.

Output capacitor Cour:

The output capacitor is selected to handle the output ripple noise requirements. Both steady state ripple and transient requirements must be taken into consideration when selecting this capacitor. For the best performance, it is recommended to use X5R or better grade ceramic capacitor greater than 22uF capacitance.

Output inductor L:

There are several considerations in choosing this inductor.

 Choose the inductance to provide the desired ripple current. It is suggested to choose the ripple current to be about 40% of the maximum output current. The inductance is calculated as:

$$L = \frac{V_{\text{OUT}}(1 - V_{\text{OUT}}/V_{\text{IN,MAX}})}{F_{\text{SW}} \times I_{\text{OUT,MAX}} \times 40\%}$$

where Fsw is the switching frequency and $I_{\text{OUT},\text{MAX}}$ is the maximum load current.

The SY8121 regulator IC is quite tolerant of different ripple current amplitude. Consequently, the final choice of inductance can be slightly off the calculation value without significantly impacting the performance.

2) The saturation current rating of the inductor must be selected to be greater than the peak inductor current under full load conditions.

$$I_{\text{SAT, MIN}} > I_{\text{OUT, MAX}} + \frac{V_{\text{OUT}}(1\text{-}V_{\text{OUT}}/V_{\text{IN,MAX}})}{2 \cdot F_{\text{SW}} \cdot L}$$


3) The DCR of the inductor and the core loss at the switching frequency must be low enough to achieve the desired efficiency requirement. It is desirable to choose an inductor with DCR<50m Ω to achieve a good overall efficiency.

External Bootstrap Cap

This capacitor provides the gate driver voltage for internal high side MOSEFET. A 100nF low ESR




ceramic capacitor connected between BS pin and LX pin is recommended.



Load Transient Considerations:

The SY8121 regulator IC integrates the compensation components to achieve good stability and fast transient responses. In some applications, adding a 22pF ceramic cap in parallel with R1 may further speed up the load transient responses and is thus recommended for applications with large load transient step requirements.



Layout Design:

The layout design of SY8121 regulator is relatively simple. For the best efficiency and minimum noise problem, we should place the following components close to the IC: CIN, L, R1 and R2.


1) It is desirable to maximize the PCB copper area connecting to GND pin to achieve the best thermal and noise performance. If the board space allowed, a ground plane is highly desirable.

2) C_{IN} must be close to Pins IN and GND. The loop area formed by C_{IN} and GND must be minimized.

3) The PCB copper area associated with LX pin must be minimized to avoid the potential noise problem.


4) The components R_1 and R_2 , and the trace connecting to the FB pin must NOT be adjacent to the LX net on the PCB layout to avoid the noise problem.


5) If the system chip interfacing with the EN pin has a high impedance state at shutdown mode and the IN pin is connected directly to a power source such as a Li-Ion battery, it is desirable to add a pull down 1Mohm resistor between the EN and GND pins to prevent the noise from falsely turning on the regulator at shutdown mode.





SOT23-6





Recommended Pad Layout



